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Abstract 
Brain-inspired computation promises complex cognitive 
tasks at biological energy efficiencies. The brain contains 104 
synapses per neuron. Hence, ultra-low energy, high-density 
synapses are needed for spiking neural networks (SNN). In 
this paper, we use tunneling enabled CTF (Charge Trap Flash) 
stack for ultra-low-energy operation (1F); Further, CTF on an 
SOI platform and back-to-back connected pn diode and Zener 
diode (2D) prevent parasitic leakage to preserve energy 
advantage in array operation. A bulk 100 𝜇𝑚 × 100 𝜇𝑚 CTF 
operation offers tunable, gradual conductance change (Δ𝐺) 
i.e. 104 levels, which gives 100 × improvement over 
literature. SPICE simulations of 1F2D synapse shows ultra-
low energy (≤ 3 fJ/pulse) at 180nm node for long-term 
potentiation (LTP) and depression (LTD), which is 
comparable to energy estimate in biological synapses (10 fJ). 
A record low learning rate (i.e., maximum Δ𝐺<1% of 𝐺-
range) is observed – which is tunable. Excellent reliability 
(> 106 endurance cycles at full conductance swing) is 
observed. Such a highly energy efficient synapse with tunable 
learning rate on the CMOS platform is a key enabler for the 
human-brain-scale systems. 
Keywords: Spiking Neural Network; Charge trap flash, 
SONAS, Fowler-Nordheim Tunneling, Synapse 
 
The high-performance computing such as IBM Watson 
supercomputer is 106 ×  less energy- and 103 × less area-
efficient than biological neural network [1]. Each biological 
pre-neuron transmits information to post-neurons through a 
synapse (Fig. 1a). There are approximately 104 synapses per 
neuron, which make the synapses the largest component of the 
neural network. Hence, area density and energy of operation 
of the synapse are critical determinants of system 
performance. Recently, instead of large digital circuits to 
represent analog weights [2], various nanoscale memristive 
synapses have been proposed [3-16]. These memristive 
devices store the weight as an analog conductance (𝐺) value to 
provide excellent areal density improvement [17]. The 
synapse “learns” by conductance change (Δ𝐺) which depends 
upon the spike time difference (Δ𝑡) of pre- and post-neurons 
(Fig. 1b), known as spike time dependent plasticity (STDP). 
Long-term potentiation (LTP: Δ𝐺 > 0) and depression (LTD: 
Δ𝐺 < 0) is needed. For memristive synapses, the application 
of a Δ𝑡-dependent pulse voltage (𝑉𝑝𝑢𝑙𝑠𝑒) at fixed pulse-width 
(𝑡𝑝) causes Δ𝐺. The Δ𝐺 per pulse depends upon both the 
instantaneous conductance 𝐺 and 𝑉𝑝𝑢𝑙𝑠𝑒 . For varying  𝑉𝑝𝑢𝑙𝑠𝑒, 
Δ𝐺 increases/decreases  with 𝑉𝑝𝑢𝑙𝑠𝑒 (Fig. 1c), which is widely 
shown [13][18]. In addition, for fixed 𝑉𝑝𝑢𝑙𝑠𝑒 applied 
repeatedly, 𝐺 increases/decreases gradually and then saturates 
(Fig. 1d). For fixed 𝑉𝑝𝑢𝑙𝑠𝑒, the maximum Δ𝐺 (i.e., 𝛥𝐺
𝑚𝑎𝑥) 
occurs initially. Synapses have two key challenges. First, both 
LTP and LTD  
 
Fig. 1 a) A synapse connects a pre-neuron to a post-neuron. b) Synaptic 
conductance change (ΔG) depends on the spike time difference (Δ𝑡) between 
post-neuron ( 𝑡𝑝𝑜𝑠𝑡 : yellow) and pre-neuron (𝑡𝑝𝑟𝑒: blue) known as Spike Time 
Dependent Plasticity (STDP). In memristors, write pulses (LTP: blue and 
LTD: pink) and read pulses (grey) are applied to change 𝐺.  c) 𝐺 changes with 
the 𝑉𝑝𝑢𝑙𝑠𝑒 increase is typical memristors behavior. d) 𝐺 change and then 
saturates when fixed 𝑉𝑝𝑢𝑙𝑠𝑒 is applied repeatedly. The ΔG
𝑚𝑎𝑥 occurs initially. 
This is the critical requirement for SNNs e) An artificial synapse is 
implemented in a Charge Trap Flash (CTF) enables LTP & LTD by the 
threshold voltage (𝑉𝑇) shift to replicate the learning rate behavior at fixed gate 
pulses.    
need to be gradual for SNN algorithms in software [19]. In 
fact, the learning rate, i.e., 𝛥𝐺𝑚𝑎𝑥  for repeated maximum 
𝑉𝑝𝑢𝑙𝑠𝑒 needs to be low (<2% of the total range of 𝐺) for stable 
weight evolution in a network during training [20-21][27]. In 
other words, the change in G should saturate after a larger 
number of identical 𝑉𝑝𝑢𝑙𝑠𝑒𝑠 i.e., in excess of 256 identical 
pulses for analog-valued datasets like Fischer Iris [22]. 
Second, low energy operation (especially write-energy) in the 
analog synapse is a critical challenge for memristors [17]. 
Presently, nanoscale memristive synapse may not have 
gradual LTP and LTD. For example, some synapses are binary 
(e.g., HfO2 RRAM [23]). Other synapse has gradual LTP but 
abrupt LTD (e.g., Phase Change Memory), which requires 
novel synapse circuit design with enhanced controller 
complexity [24-25]. Other memristors (e.g., Mn doped 
HfO2 [12]
 
or PCMO RRAM [13]) have analog LTP and LTD 
  
with <100 states. In fact, multiple analog RRAMs in parallel 
are required to obtain sufficient precision in weight storage to 
enable software equivalent learning [26][27]. As an alternative 
to RRAMs, Flash memory-based synapses have been 
proposed [28-34]. The channel hot electron injection (CHI) for 
programming during LTP [28-30] uses a large current to inject 
electrons in the floating gate, resulting in a high energy-loss 
[35]. NBTI based trap generation in high 𝜅 dielectric 
MOSFETs is also shown to mimic synaptic activity, but it 
requires large electrical stressing to prepare the device [31-
35]. Thus, a highly energy efficient, scalable synaptic device 
with gradual LTP and LTD is still challenging. 
In this paper, we propose a synapse based on highly 
manufacturable Charge Trap Flash (CTF) Memory (1F) device 
[36] on an SOI platform shown in Fig. 1e. The bulk Si 
technology based CTF capacitors exhibit gradual 𝑉𝑇 shift by 
Fowler Norheim (FN) tunneling to enable symmetric LTP & 
LTD with high energy efficiency and a designable learning 
rate. A careful design of operation and sub-circuit using SOI-
platform and diodes (2D) in SPICE show the essential energy 
efficiency (< 3 𝑓𝐽/spike) is preserved by preventing 
undesirable (parasitic) leakage currents. A mathematical 
model of the experimental LTP / LTD is developed. A Spiking 
Neural Network (SNN) for Iris classification is implemented 
with CTF synpase to show excellent performance due to 
gradual LTP/LTD. Finally, a benchmarking of this work with 
the state-of-the-art is presented. 
 
Charge Trap Flash (CTF) device   
To demonstrate synapse by FN tunneling in CTF device, a 
100 𝜇𝑚 × 100 𝜇𝑚 CTF capacitor shown in Fig. 1e is 
fabricated as described in detail earlier [36]. In brief, the 
device is fabricated on an n-Si substrate with 4 nm thermal 
SiO2 as the tunnel oxide, 6 nm LPCVD Si3N4 as the charge 
trap layer (CTL), and 12 nm MOCVD Al2O3 as the blocking 
oxide and n+ polysilicon on 300 mm Si substrate by Applied 
Materials cluster tool. Aluminum is used as the back contact. 
A self-aligned Boron implant provides a source for minority 
carriers for fast programming. In this CTF capacitor test 
vehicle, the bias is applied at the gate, and the source/drain 
and body are shorted to ground to measure total current. 
Though the demonstration is based on p-channel based CTF 
device, the conclusions are valid for n-channel CTF 
MOSFETs. 
 
Fowler Nordheim (FN) Tunneling based CTF Synapse  
The gradual program/erase operation to enable LTP & 
LTD is performed through FN tunneling, which is an electric 
field driven current transport to charge/discharge the CTL, 
which enables low current operation. The detailed physical 
mechanisms of CTF memory operation is presented elsewhere 
[37]. However, in brief, when a positive (negative) voltage is 
applied to the gate (𝑉𝐺) with the body and source/drain 
grounded, electrons tunnel from (to) the channel through 4 nm 
tunnel oxide from (to) the CTL to enable threshold voltage 
shift Δ𝑉𝑇 > 0 i.e., programming, Δ𝑉𝑇 < 0 i.e. erase). The 
threshold voltage (𝑉𝑇) translates to drain current (𝐼𝐷),   which 
represents synaptic conductance (G) as follows: 
𝐼𝐷 = 𝐾(𝑉𝐺𝑆 − 𝑉𝑇)𝑉𝐷𝑆  (1) 
𝐼𝐷 = 𝐺𝑉𝐷𝑆 
𝐺 = 𝐾(𝑉𝐺𝑆 − 𝑉𝑇)  (2) 
where K is proportionality constant [38]. Erasing (Δ𝑉𝑇 < 0) 
results in LTP (Δ𝐺 > 0) and programming (Δ𝑉𝑇 > 0) 
implies the LTD (Δ𝐺 < 0). Thus, 𝑉𝑇 shift translates to 
conductance change (Δ𝐺) to enable LTP and LTD. Given 
that 𝑉𝑇 has a range from 𝑉𝑇−𝑚𝑖𝑛  to 𝑉𝑇−𝑚𝑎𝑥, and we applied 
𝑉𝐺𝑆 = 𝑉𝑇−𝑚𝑎𝑥; then,  
𝐺 = 𝐾(𝑉𝑇−𝑚𝑎𝑥 − 𝑉𝑇)  (3) 
This implies a 𝐺𝑚𝑖𝑛 ≈ 0 and 𝐺𝑚𝑎𝑥 = 𝐾(𝑉𝑇−𝑚𝑎𝑥 − 𝑉𝑇−𝑚𝑖𝑛) 
corresponding to 𝑉𝑇−𝑚𝑎𝑥  and 𝑉𝑇−𝑚𝑖𝑛.  
Experimental LTD and LTP based on 𝑉𝑇 shift with repeated 
application of identical 𝑉𝐺 pulse is shown in Fig. 2a. The 
program pulse (12.5V for 1ms) and erase pulse (-14.5V for 
20ms) are chosen such that symmetric  operation LTD & LTP 
(𝑉𝑇 shift from -1.3 V to -0.3 V, i.e., 𝑅𝑎𝑛𝑔𝑒(𝑉𝑇) = 1 𝑉) (same 
LTP and LTD window) occurs within 1000 pulses. As pulse 
voltage reduces for fixed pulse-width, the 𝑉𝑇 shift magnitude 
reduces. The 𝑅𝑎𝑛𝑔𝑒(𝑉𝑇) after a fixed number of (say 1000) 
pulses for different pulse bias is plotted in Fig. 2b. The 
𝑅𝑎𝑛𝑔𝑒(𝑉𝑇) vs. 𝑉𝐺  curves are linearly extrapolated to 
𝑅𝑎𝑛𝑔𝑒(𝑉𝑇) = 0, to estimate the threshold of 𝑉𝐺  for finite LTP 
and LTD. For 1000 pulses, the threshold was estimated as 9.8 V 
at 1 ms pulse width of LTD and -11.5 V at 20 ms pulse width of 
LTP. The 𝑉𝑇 change vs. programming time at fixed 
programming voltage (𝑉𝐺) is well-documented [41]. 
 
 
Fig. 2 a) Repeated application of same 𝑉𝑝𝑢𝑙𝑠𝑒 on gate (𝑉𝐺) shows gradual 𝑉𝑇 
shift for symmetric LTP and LTD with pulse-widths of 1 ms and 20 ms 
respectively. Higher 𝑉𝑝𝑢𝑙𝑠𝑒 increases 𝑉𝑇 range. b) Range of 𝑉𝑇 shift 
(𝑅𝑎𝑛𝑔𝑒(𝑉𝑇)) extracted increases with the total number of pulses and 𝑉𝐺 
respectively. The extrapolation to 𝑅𝑎𝑛𝑔𝑒(𝑉𝑇) = 0 estimates the threshold for 
write and erase for different pulse numbers. c) LTP and LTD behaviour can be 
tuned by the pulse-width arbitrarily, for fixed 𝑉𝐺 12.5 V (LTD) and -14.5 V 
(LTP). d) A learning rate i.e. ∆𝐺𝐿𝑇𝑃
𝑚𝑎𝑥 and ∆𝐺𝐿𝑇𝐷
𝑚𝑎𝑥 normalized by range 
(𝐺𝑚𝑎𝑥 − 𝐺𝑚𝑖𝑛) is 10× lower for CTF compared to the state-of-the-art (filled 
squares are RRAM technology). 
The gradual 𝑉𝑇 shift with pulse number can be designed 
alternatively by varying the pulse-width (𝑡𝑝). Fig. 2c shows 𝑉𝑇 
shift become more gradual with decreasing pulse-width for a 
  
fixed pulse amplitude (12.5 V for LTD & -14.5 V for LTP). 
Experimentally, 104 states for LTP and LTD are demonstrated 
by pulse-width reduction, which is 102 × improved than Flash 
[28-34]
 
or memristor devices [4].  
STDP has been demonstrated on several devices as synapse 
present in the literature [3][6-11][13][24-34]. Since the 
conductance change is non-uniform, the maximum 
conductance change (|∆𝐺𝐿𝑇𝑃
𝑚𝑎𝑥| = | ∆𝐺𝐿𝑇𝐷
𝑚𝑎𝑥|) over the synaptic 
conductance-range (𝐺𝑚𝑎𝑥 − 𝐺𝑚𝑖𝑛) range should be a 
reasonable metric. The learning rate should be lower than 1-
2% for supervised learning for analog-valued dataset [20-
22][27]. As Fig. 2d shows, none of the other devices 
demonstrated as synapse in the literature have achieved this 
specification. Such a specification is satisfied for the first time. 
The gradual 𝑉𝑇 shift from Fig. 2a (for -13.5 V, 20 ms for LTP 
and 11.5 V, 1 ms for LTD) is made more gradual by pulse 
width based designability in Fig. 2c (-14.5 V, 5 ms for LTP 
and 12.5 V, 0.7 ms for LTD) as shown in Fig. 2d cited as This 
work2. 
To briefly understand the mechanism behind the 
observations in Fig. 2, the 𝑉𝑇 shift occurs due to charge 
storage in the charge trap layer of 𝑆𝑖3𝑁4 because of the 
imbalance between (i) the tunnel-in current (𝐽𝑖𝑛) through 
tunnel oxide being higher than the (ii) tunnel-out current (𝐽𝑜𝑢𝑡) 
through the blocking oxide i.e. 𝐽𝑖𝑛 ≫ 𝐽𝑜𝑢𝑡.  As charge is 
stored, the electric field reduces in the tunnel oxide and 
increases in blocking oxide simultaneously to reduce the 
difference between 𝐽𝑖𝑛 and 𝐽𝑜𝑢𝑡. Eventually, a steady-state 
situation occurs when 𝐽𝑖𝑛~𝐽𝑜𝑢𝑡 and no further charge storage 
occurs causing 𝑉𝑇 to saturate. Pulse-width reduction limits the 
time-duration of the net charging current i.e. 𝐽𝑖𝑛 − 𝐽𝑜𝑢𝑡 (Fig. 
2c). Thus, the rate of 𝑉𝑇 shift with pulses can be arbitrary 
reduced by reducing the pulse-width. Such a simple field 
dependent mechanism is not available in memristive devices, 
where usually complex interplay of self-heating based thermal 
runaway and ionic transport enables abrupt SET process [42-
43], in contrast to the requirement of gradual conductance 
changes. 
 
Fig. 3 a) Full 𝑉𝑇 swing for the window of Range(𝑉𝑇) ≈ 1V based endurance 
of more than 106 cycle with low variability i.e., the coefficient of variation 
(𝜎/𝜇) of 0.9% is demonstrated. It takes 1000 cycles for Range(𝑉𝑇) ≈ 1 of 
LTP and LTD during operation. b) Tunnelling current measured at the gate of 
the 100 × 100 𝜇𝑚2 device shows very low current during 
programming/erasing. 
The endurance of more than 106 cycle for the window 
Δ𝑉𝑇  of 1V for the pulse of 12.0 V, 250 ms to -14.0 V, 10 s is 
shown in Fig. 3a. This endurance is 3 orders higher than high 
voltage (18 V) endurance presented earlier [36]. Each pulse 
during the endurance test is 1000× longer than the short single 
pulses for analog programming to enable large single step 
Range(𝑉𝑇) = 1𝑉 as an extreme case. Thus, the 10
6 cycle with 
large Range(𝑉𝑇) ≈ 1𝑉 can be equivalent to 10
9 gradual 
LTP/LTD cycles. Further, the coefficient of variation (𝜎/𝜇) of 
the states compared to a memory window on 1V is 0.9%, 
which is extremely low compared to RRAM [12-13]. 
 
Energy Cost due to Gate Leakage in Flash Synapse 
The essential energy loss during FN based programming for 
LTD and erasing for LTP is the tunneling current through the 
gate stack. At maximum voltage i.e. 12.5 V for LTP and -14.5 
V for LTD, the current is 0.47 nA and 2.34 nA respectively for 
100 × 100 𝜇𝑚2 as shown in Fig. 3b. For scaled device at 180 
nm node, the current is in 0.47- 2.31 fA range estimated by 
area scaling of current transport [44]. Based on the pulse-
width, this results in the very low energy dissipation i.e., in 
5.64 – 646.80 aJ range. This is extremely low, compared to 
other synapses presented in the literature [45], and comparable 
to biological synapses, which use 10 fJ per synaptic events 
[45]. Thus, LTP and LTD operations enabled by FN tunnelling 
in a scaled CTF device produce extreme energy efficiency. 
The number of levels in the proposed synaptic device will be 
limited by the cycle-to-cycle and device-to-device variability 
in 𝑉𝑇 updates. The experimentally measured cycle-to-cycle 
(C2C) variability (noise) and device-to-device (D2D) 
variability were measured to be σ/Range < 0.1%, much 
smaller than maximum 𝛥𝑉𝑇 per pulse (𝑚𝑎𝑥(𝛥𝑉𝑇 )/𝑅𝑎𝑛𝑔𝑒 =
2%).  
 
 
CTF Scaling Feasibility: The scalability of CTF to 180 nm 
node is key to estimate energy and yet maintain gradual LTP / 
LTD. First, CTF is highly manufacturable technology in 
production [44][46]. Variability in Flash has two sources (i) 
Cell-to-Cell Interference, which is less than 0.1% at the 90nm 
node and reduces even further with the inter-cell spacing 
increase [47]. (ii) Number of electrons per cell is ≈ 106 at 
𝑅𝑎𝑛𝑔𝑒(𝑉𝑇) =1V at 100nm node, which will be sufficient to 
ensure low variability, as even a small Δ𝑉𝑇 = 1𝑚𝑉 is 
represented by a 1000 electrons. Thus, it is immune to few 
electron problem of sub-30nm scaled Flash. Thus, relaxed 
scaling to 180nm node is promising. A total 𝑉𝑇 range of 1.0V 
requires a stored electron density 2 × 1012/𝑐𝑚2. A 2% 
maximum Δ𝑉𝑇  per spike is about 20mV. As charge density is 
constant, the area scaling reduces number of charges (𝑛) – 
which leads to fluctuation as coefficient of variation (𝜎/𝜇 =
1/√𝑛). At 200 nm, the 20±4 electrons are stored for the 
intended 20mV 𝑉𝑇 shift i.e. a 22% coefficient of variation (𝜎/
𝜇) – which is an estimation of scaling limit for devices. 
Alternatively, the variability based limit on minimum number 
of electrons per spike could also limit the minimum timescale 
for pulse-width.  
 
 
Flash Synapse Performance in the Array: Minimizing 
Parasitic Energy Loss 
To evaluate whether the extreme energy efficiency of the 
device translates to similar gains in a network, we present the 
  
implementation of the synapse in a crossbar array. This scheme 
for 2-terminal RRAMs explained in detail earlier [4]
 
is adapted 
for 3-terminal CTF devices here. The FN tunneling based 
charge storage in CTF device is the primary process for LTP 
and LTD. To enable STDP, a pre-neuronal waveform (Fig. 4a 
(blue)) is applied to the gate, and a post neuronal waveform 
(Fig. 4a (brown)) is applied on the drain. The superposition of 
the gate voltage (𝑉𝐺) and the drain voltage (𝑉𝐷) (essentially 
channel voltage) offset by Δ𝑡 produces a peak voltage (𝑉𝑝𝑒𝑎𝑘) 
that depends upon Δ𝑡 in both polarity and magnitude i.e. 
𝑉𝑝𝑒𝑎𝑘(Δ𝑡) as shown in Fig. 4b. The conductance change is 
related to 𝑉𝑇 shift as Equation (3). As Δ𝑉𝑇 depends upon 
𝑉𝑝𝑒𝑎𝑘(Δ𝑡) as shown in Fig 4c, hence, the pre- and post-
neuronal waveforms cause Δ𝐺 to change with Δ𝑡 i.e., 
Δ𝐺(Δ𝑡) to produce STDP. The gate waveform has a positive 
spike of 𝑉𝑝𝑜𝑠 = 9.8 V and gentle negative voltage variation 
with peak negative voltage Vneg= -3.0 V. Similarly, the drain 
has a voltage spike Vpos =11.5 V with a gentle negative voltage 
variation with peak negative voltage Vneg= -2.7 V. These 
voltage magnitudes of the individual gate and drain waveforms 
are selected such that they produce no conductance change on 
their own i.e., they are below the write/erase threshold in Fig. 
2b. However, the superposition of these pulses produces a Δt  
dependent peak voltage in the range of 9.8 V to 12.5 V for Δt 
< 0 and -11.5 V to -14.5 V for Δt > 0 as shown in Fig. 4c. The 
superposition of the gate voltage (𝑉𝐺) and the drain voltage 
(𝑉𝐷) (essentially channel voltage) offset by Δ𝑡 produces a peak 
voltage (𝑉𝑝𝑒𝑎𝑘) that depends upon Δ𝑡 in both polarity and 
magnitude i.e. 𝑉𝑝𝑒𝑎𝑘(Δ𝑡) as shown in Fig. 4c. The Fig. 4d 
shows the actual dependence of peak voltage (𝑉𝑝𝑒𝑎𝑘) on Δ𝑡. 
When this peak voltage is applied to the CTF synapse, it results 
in a Δt dependent ΔVT. Since ΔVT implies ΔG we obtain a 
particular ΔG corresponding to a specific Δt, which is the STDP 
as shown in Fig. 4e.  Here, ΔG is the difference between initial 
conductance (Gi) before the applied pulse final conductance 
(Gf) afterwards. We set Gi = Gmin  for LTP, while Gi = Gmax 
for LTD to show the maximum ΔG corresponding to the Δt, 
which is equivalent to VT shift with Vpeak as shown in Fig. 2a. 
Also, ΔG is normalized with respect to range i.e. Gmax − Gmin 
i.e. ΔG =ΔG/(Gmax − Gmin ). 
Fig. 4. a) Waveforms from pre-neuron at an instant 𝑡𝑝𝑟𝑒 and post-neuron spike  
at instant 𝑡𝑝𝑜𝑠𝑡 staggered in time by Δ𝑡 = 𝑡𝑝𝑜𝑠𝑡 − 𝑡𝑝𝑟𝑒. b) Superposition of 
pre- and post-neuron spike offset by time interval ∆𝑡 causes the resultant 
waveform to have a peak voltage (𝑉𝑝𝑒𝑎𝑘, brown and blue circles),  whose sign 
and magnitude depends upon the sign and magnitude of Δ𝑡 i.e. 𝑉𝑝𝑒𝑎𝑘(Δ𝑡). c) 
The peak voltage causes 𝑉𝑇 shift i.e. 𝑉𝑝𝑒𝑎𝑘 (Δ𝑉𝑇), which leads to conductance 
change Δ𝐺(𝑉𝑝𝑒𝑎𝑘). d) The actual dependence of peak voltage (𝑉𝑝𝑒𝑎𝑘) on Δ𝑡 is 
shown.  e) Experimental STDP shows normalized Δ𝐺 changes with Δ𝑡 i.e. 
Δ𝐺(Δ𝑡) achieved by applying pre- and post-neuronal waveforms on the CTF 
synapse. 
Fig. 5 a) Schematic of p-MOS based Flash synapse (1F) causes high 𝐼𝐷 from 
grounded source and body.  Modified synapse where the source is connected 
to the ground via two diodes (2D) sub-circuit i.e. a standard pn diode (SD) and 
Zener diode (ZD) in a back-to-back connection to produce the 1F2D 
configuration. b) The 1F2D synapses in a cross-bar array where the gate is 
connected to pre-neuron, the drain to post-neuron. c) Biasing scheme during 
(i) write operations and (ii) read operation. d) Post-neuron voltage waveform 
is compared to e) the IV characteristics of 2D sub-circuit (dashed) which 
blocks the current in the source-drain due to post-neuronal voltage waveform.  
Essentially, the IV characteristics of the SD (purple) and Zener diode (pink). 
f) Gate pulses and drain dc voltage during reading. g) 𝐼𝑉 characteristics show 
that 𝐼𝐷 is limited by 2D sub-circuit which is off prior to Zener breakdown. 
However, during the read operation, the 2D-subcircuit turns on by Zener 
breakdown.  Thus, the 𝐼𝐷 depends upon the 𝑉𝑇 of the Flash device.  
 The essential tunneling current through the gate (G) is 
extremely small when the body is grounded as shown in Fig. 
3b. However, if the body (B) and the source (S) terminals are 
grounded as in a typical Flash device, then assuming that the 
channel is on (worst case), the post-neuronal waveform 
applied on the drain (D) terminal will drive  a large, non-
essential and undesirable drain current (𝐼𝐷) as shown in Fig. 
5a. 𝐼𝐷 has two components due to post-neuronal 𝑉𝐷 waveform 
- (i) from grounded source due to a 𝑉𝐷𝑆 applied to a MOSFET 
in the on state in the worst-case situation. (ii) the forward bias 
current flowing from the grounded body. First, to cut off the 
drain to body junction forward bias leakage, CTF device is 
fabricated on an SOI substrate to produce a floating body n-
channel MOSFET i.e., eliminate the body contact and any 
resultant leakage. Second, to eliminate the high S-D current 
due finite 𝑉𝐷𝑆, a circuit element is used block current in the 
range of the drain bias due to the post-neuronal waveform. A 
simple and highly manufacturable solution of two diodes (2D) 
i.e., back-to back connected Zener diode with a standard 
𝑝𝑛 diode is added in series with SOI based CTF as shown in 
Fig. 5a. This 1F2D synapse is incorporated in a cross-bar 
network as shown in Fig. 5b. There are two modes of 
operation, write and read [48-49]
 
as shown in Fig. 5c. In the 
write mode during learning, the write occurs by the 
superposition of gate and drain waveforms. In the read mode 
during inference, the read occurs when a dc drain bias is 
applied while the gate is pulsed with a read bias (𝑉𝐺,𝑟𝑒𝑎𝑑) 
when the pre-neuron spikes. When the post-neuronal bias (Fig. 
5d) is applied for the write operation, the reverse bias 𝑝𝑛 
standard diode (SD) blocks the current for positive 𝑉𝐷, while 
  
the reverse biased Zener diode (ZD) blocks the current for 
negative 𝑉𝐷, as shown in Fig 5e. During the read operation, 
the 2D sub-circuit turns on as the read bias (𝑉𝐷,𝑟𝑒𝑎𝑑) exceeds 
𝑉𝑍𝐷− (Fig. 5f). Thus, the current is controlled by the Flash 
memory in series (Fig. 5g), which is dependent upon the 𝑉𝑇 of 
CTF. The 2D sub-circuit acts like a rectifier with a tunable 
threshold that depends on Zener breakdown voltage (𝑉𝑍𝐷−) to 
block current and reduce parasitic energy loss during write but 
enable read when 𝑉𝐷 exceeds 𝑉𝑍𝐷−.  
 
Fig. 6 a) Simulated IV characteristics of Zener diode (ZD) matched with 
Zener diode based on 180 nm GLOBALFOUNDRIES (GF) BCDLite CMOS 
technology. b) SPICE simulated 𝐼𝐷 − 𝑉𝐷 characteristics for writing when CTF 
device is turned on (i.e. 𝑉𝐺 ≫ 𝑉𝑇) shows the worst case leakage estimate. 
Adding SOI (1F0D, SOI) reduces the body current. Adding the 2D- sub-
circuit reduces (1F2D, SOI) reduces source current before Zener breakdown 
(𝑉𝐷 < 𝑉𝑍𝐷 ≈ −6𝑉).  c) 𝐼𝐷 − 𝑉𝐷 characteristics shows that the 𝐼𝐷 depends on 
𝑉𝑇 after Zener breakdown to enable read operation. d) During the write 
operation, the 1F2D, SOI synapse produces ≈ 1011 × reduction in leakage 
compared to simply the CTF synapse (1F0D) assuming the transistor is on i.e. 
𝑉𝐺 > 𝑉𝑇 (worst case). This provides an ultra-low energy per write waveform 
of 2.5 fJ per spike, including the parasitic leakage. e) A comparison of this 
device (CTF) (scaled 180 nm) as synapse with state-of-the-art shows excellent 
footprint and energy performance. The energy performance competes with 
biology (10fJ)  
To verify the idea, we simulate the 1F2D structure in NG-
SPICE as shown in Fig. 6. While 𝑝𝑛 diodes and Flash device 
IV characteristics (approximated by a TSMC 180 nm node 
technology transistor model) are well known, we chose a 
highly manufacturable Zener diode based on 180 nm 
GLOBALFOUNDRIES (GF) BCDLite CMOS technology 
with a Zener breakdown voltage, 𝑉𝑍𝐷−=− 6.0 𝑉. The circuit 
model of a Zener diode was validated against the experimental 
IV as shown in fig. 6a. For the write operation, given that the 
Flash device is turned on (𝑉𝐺 > 𝑉𝑇) to represent the worst 
case, the SOI based CTF device only (1F0D-SOI) has high 
leakage due to the source to drain current for both positive and 
negative bias (Fig 6b). This is minimized by adding the 1F2D 
sub-circuit to enable the 1F2D (SOI) synapse. In case a bulk 
CTF device is used along with the 2 diodes, i.e. the 
1F2D(bulk) synapse, then, in the positive bias, the drain-body 
MOSFET has a positive bias leakage if the body is grounded 
in bulk technology. This is mitigated by adding the Flash 
device (1F) on SOI technology as shown by the 1F2D (SOI) 
synapse. However, tunneling current flow primarily in the 
channel-gate direction is preserved, while other currents are 
blocked during the write operation. Thus, the 1F2D (SOI) 
synapse minimizes parasitic currents during the write 
operation as shown in Fig. 6b. For the read operation, 
simulated IV characteristics in Fig. 6c shows that 1F2D (SOI) 
synapse produces  𝑉𝑇 dependent 𝐼𝐷 for read bias when 𝑉𝐷 
exceeds 𝑉𝑍𝐷− when the gate voltage is above the threshold. 
The energy estimation during the writing of a 1F2D (SOI) 
synapse by a post-neuronal waveform at a fixed gate bias is 
shown in Fig. 6d, where Flash device is turned on. The current 
in the 1F2D on SOI synapse is reduced by 11 orders of 
magnitude compared to the 1F0D synapse on bulk Si 
technology as shown in Fig. 6d. The energy including parasitic 
is 2.5 fJ, which is a slight enhancement over the 660 aJ of 
essential energy. Instead of the 2D sub-circuit, there are other 
possibilities like punch-through diodes [50] that can have 
designable asymmetry [51-52].  
A CTF device has a layout area of 10𝐹2, while the standard 
diode has 4𝐹2 while zener diode has an area of 10𝐹2 to 
produce a <  30𝐹2 synapse area. The general principles of 
peripheral circuit-design to supply high operational voltages 
akin to Flash memories is well-known [53]. Specific circuits 
needs to be developed to estimate systems level 
performance.The area vs. energy comparison of 1F2D (SOI) 
synapse with state-of-the-art shows excellent area and energy 
performance in Fig. 6e. In fact, it even competes with energy 
estimates of the biological synapse of 10fJ. Further, the input 
of synapse is high impedance. Given a spiking rate of 1kHz 
the impedance for 500nm CTF device is 1012  Ω which is 
significantly higher impedance compared to typical  106Ω 
RRAMs. Hence it should support high fan-out as opposed to 
2-terminal devices, which may load the source i.e., pre-neuron 
and also produces interconnect drop [54-55].  
 
Mathematical Model of STDP by Flash Synapse  
A modified spike time dependent plasticity rule, which 
incorporates weight dependent plasticity is used for learning 
[56]. The CTF flash is modeled for above mention SNN by 
mapping the time difference (Δ𝑡) between pre, and post 
synaptic spike (𝑡𝑝𝑟𝑒 𝑎𝑛𝑑 𝑡𝑝𝑜𝑠𝑡) to peak voltage (𝑉𝑝𝑒𝑎𝑘) at the 
gate terminal by the equation given below: 
𝑉𝑝𝑒𝑎𝑘,𝑁𝑜𝑟𝑚 =
𝑉𝑝𝑒𝑎𝑘 − max (𝑉𝑝𝑒𝑎𝑘)
max(𝑉𝑝𝑒𝑎𝑘) − min (𝑉𝑝𝑒𝑎𝑘)
 
Δ𝑡𝐿𝑇𝑃 =  −𝜏𝐿𝑇𝑃 ×  𝑉𝑝𝑒𝑎𝑘,𝑁𝑜𝑟𝑚;  𝑡𝐿𝑇𝐷 =  𝜏𝐿𝑇𝐷 × 𝑉𝑝𝑒𝑎𝑘,𝑁𝑜𝑟𝑚 
Where, LTP, LTD is Long-Term Potentiation/Depression and 
𝜏𝐿𝑇𝑃 , 𝜏𝐿𝑇𝐷 : time constants for learning. 
The conductance change across the flash device is 
modeled using two independent exponentially decaying 
functions (𝑓 𝑎𝑛𝑑 𝑔) with a maximum value of 1, accounting 
for spike time dependent plasticity and weight dependent 
plasticity respectively given by the equation below: 
𝑔𝐿𝑇𝑃(Δ𝑡𝐿𝑇𝑃) = 𝑒
−𝑎1
𝐺𝑖−𝐺𝑚𝑖𝑛
𝐺max−𝐺𝑚𝑖𝑛 
𝑔𝐿𝑇𝐷(Δ𝑡𝐿𝑇𝐷) = 𝑒
−𝑎2
𝐺𝑚𝑎𝑥−𝐺𝑖
𝐺max−𝐺𝑚𝑖𝑛 
𝑓𝐿𝑇𝑃(Δ𝑡𝐿𝑇𝑃) = 𝑒
−
Δ𝑡𝐿𝑇𝑃
𝜏𝐿𝑇𝑃  
𝑓𝐿𝑇𝐷(Δ𝑡𝐿𝑇𝐷) = 𝑒
−
Δ𝑡𝐿𝑇𝐷
𝜏𝐿𝑇𝐷  
Where, 𝐺𝑖 is initial conductance. The device can undergo LTP 
or LTD, conductance change in both regimes is treated 
  
separately using two different functions (Δ𝐺𝐿𝑇𝑃 𝑎𝑛𝑑 Δ𝐺𝐿𝑇𝐷) 
given below: 
Δ𝐺𝐿𝑇𝑃 = ∆𝐺𝐿𝑇𝑃
𝑚𝑎𝑥 × 𝑓𝐿𝑇𝑃(Δ𝑡𝐿𝑇𝑃) × 𝑔𝐿𝑇𝑃(𝐺𝑖) 
Δ𝐺𝐿𝑇𝐷 = ∆𝐺𝐿𝑇𝐷
𝑚𝑎𝑥 × 𝑓𝐿𝑇𝐷(Δ𝑡𝐿𝑇𝐷) × 𝑔𝐿𝑇𝐷(𝐺𝑖) 
where ∆𝐺𝐿𝑇𝐷
𝑚𝑎𝑥 and ∆𝐺𝐿𝑇𝑃
𝑚𝑎𝑥  are the maximum conductance 
changes possible in one learning cycle. 
 
Flash synapse based SNN Performance 
We demonstrate supervised learning using a spiking 
neural network with mathematical modeling for a typical 
analog dataset – Fisher Iris flower classification [22] for CTF. 
The experimental data from the CTF based synapse is fit using 
the following equations: 
∆𝐺𝐿𝑇𝐷 =  ∆𝐺𝐿𝑇𝐷
𝑚𝑎𝑥 × 𝑒
−8.46(
𝐺𝑚𝑎𝑥−𝐺𝑖
𝐺𝑚𝑎𝑥−𝐺𝑚𝑖𝑛
)
× 𝑒
 
∆𝑡𝐿𝑇𝐷
𝜏𝐿𝑇𝐷  
∆𝐺𝐿𝑇𝑃 =  ∆𝐺𝐿𝑇𝑃
𝑚𝑎𝑥 × 𝑒
−8(
𝐺𝑖−𝐺𝑚𝑖𝑛
𝐺𝑚𝑎𝑥−𝐺𝑚𝑖𝑛
)
× 𝑒
− 
∆𝑡𝐿𝑇𝑃
𝜏𝐿𝑇𝑃  
where ∆𝑡𝐿𝑇𝐷 = ∆𝑡 < 0 and ∆𝑡𝐿𝑇𝑃 = ∆𝑡 > 0. The fit 
parameters ( 𝐺𝑚𝑖𝑛 = 0, 𝐺𝑚𝑎𝑥=  1, ∆𝐺𝐿𝑇𝐷
𝑚𝑎𝑥  = -  0.14, 
𝜏𝐿𝑇𝐷  =1.24 𝑠 and, ∆𝐺𝐿𝑇𝑃
𝑚𝑎𝑥 =  0.07 , 𝜏𝐿𝑇𝑃 =1.05 𝑠) produce an 
excellent match as shown in Fig. 7a-b. These synaptic models 
are incorporated into the network to be compared with ideal 
synapses described in the literature [44]. In Fig. 7c, learning 
produces an evolution of weights and consequent increase in 
classification for different initial weight randomizations (light 
blue) where the average behavior (black dashed) such that the 
performance converges with the “ideal” synapse to produce 
software-equivalent learning. To ensure this, at least 256 
levels are needed [7], which is available for the CTF synapse. 
The noise in 𝑉𝑇 is 22 × smaller than the resolution (i.e. 2% of 
maximum 𝑉𝑇 shift) and about 0.9 × 10
−3 times the range of 
𝑉𝑇 and thus has no effect on the maximum learning accuracy 
achieved in the network. 
 
Fig. 7 Experimental a) LTD and b) LTP compared to the mathematical model 
(by curve fitting) for various write pulses. c) The experimentally validated 
synaptic model is implemented in SNN algorithm to compare with ideal 
synapse. Various random initialization of synaptic weights (light blue) with 
average (black dashed) behavior shows eventual convergence to software-
equivalent learning performance (red).  
 
Benchmarking 
Finally, we benchmark our work against the state-of-
the-art artificial synapses present in the literature in table 1. 
The CTF based synapse consumes very low energy. In fact, it 
is among the lowest energy possible after SRAM technology, 
which is volatile and expensive in terms of area (>120 𝐹2), 
binary and not amenable to cross-bar implementation. Further, 
low energy ONWST is based on an organic material flash not 
compatible with CMOS technology. Area of the CTF based 
synapse is highly competitive. The timescale is comparable to 
biology (~1 ms), which can be interesting for some real-time 
learning applications from natural data – as opposed to 
accelerated applications in software. This technology is highly 
manufacturable among CMOS silicon industry. The endurance 
is more than 109 LTP/LTD cycle essential for multiple 
learning and reading cycle. This technology shows the 
gradually 104 level of learning, which is a record 
improvement by 2 orders. Thus, the energy of write, CMOS 
compatibility, technological maturity, gradual and symmetric 
LTP and LTD, and LTP/LTD cycling reliability are the 
significant advantages. 
“Table 1: Benchmarking with State-of-the-art” 
*energy estimated at a scaled 180 nm technology  
 
Conclusion 
In summary, we have proposed a synapse based on highly 
manufacturable Charge Trap Flash Memory on SOI 
technology. Gradual symmetric LTP and LTD is demonstrated 
where the number of states is arbitrarily tunable, e.g., shown 
as 101 − 104 states by pulse characteristics. STDP is 
demonstrated by FN tunneling, which enables ultra-low 
energy dissipation (< 660 aJ) of essential energy. A 1F2D on 
SOI technology based synapse is presented to leverage the low 
energy operation in a synaptic array with a slight increase in 
total energy to 2.5 fJ energy per spike of LTP/LTD. The 
synaptic unit cell size of 30𝐹2 is highly competitive. The 
synapse is highly reliable as it is capable of significant 
LTP/LTD cycles (> 106 cycles of 1V) without any 
degradation. The experimentally measured noise in 𝑉𝑇 is 22 × 
smaller than the resolution (i.e. 2% of maximum 𝑉𝑇 shift) and 
about 0.9 × 10−3 times the range of 𝑉𝑇. These features 
compare very favorably against literature benchmarking. The 
record learning rate of 1-2% – a key specification to learn 
analog dataset– which is highly challenging for other synapse 
candidates in literature. An SNN using the CTF based synapse 
is used to solve a Fisher Iris classification problem with 
soltware equivalent performance. Such a synaptic array is a 
key step in enabling large scale neural network to mimic the 
human brain – including the timescale and energy.  
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